The following files were generated for 'fifo_dpram64x32' in directory
D:\Digital_Demodulator\Mity_DSP_Analog\work_folder\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * fifo_dpram64x32.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * fifo_dpram64x32.ngc
   * fifo_dpram64x32.vhd
   * fifo_dpram64x32.vho
   * fifo_generator_ug175.pdf

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * fifo_dpram64x32.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * fifo_dpram64x32.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * fifo_dpram64x32.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * fifo_dpram64x32_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * fifo_dpram64x32.gise
   * fifo_dpram64x32.xise

Deliver Readme:
   Readme file for the IP.

   * fifo_dpram64x32_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * fifo_dpram64x32_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

