Project

General

Profile

Activity

From 05/10/2024 to 06/08/2024

06/05/2024

09:05 PM Software Development: RE: FPGA (FIFO) -> DSP (DMA) transfer problem
Hello,
Based on the FPGA code you shared I believe that the primary issue you are having is that your FPGA code r...
Gregory Gluszek
12:42 AM Software Development: RE: FPGA (FIFO) -> DSP (DMA) transfer problem
Thank you for answer.
As you suggested, read Cache_and_Memory and
We proceeded by modifying the source as shown bel...
Kyungguk Bok

06/03/2024

03:08 PM Software Development: RE: FPGA (FIFO) -> DSP (DMA) transfer problem
The fpga guys can step in if I've missed something but it looks to me like your missing cache invalidate calls. If t... Jonathan Cormier
08:57 AM Software Development: FPGA (FIFO) -> DSP (DMA) transfer problem
hello.
I am posting because I have a question related to DMA.
The last CCS issue was not resolved, so I am loading ...
Kyungguk Bok
 

Also available in: Atom

Go to top
Add picture from clipboard (Maximum size: 1 GB)