Project

General

Profile

Activity

From 01/25/2025 to 02/23/2025

02/06/2025

02:27 PM FPGA Development: RE: MitySOM-5csx custom board PL fabric ethernet access
Hi,
It looks like you have a signaltap in your design, which can make it hard to meet timing. I recommend that you...
Daniel Vincelette
02:14 PM FPGA Development: RE: MitySOM-5csx custom board PL fabric ethernet access
Hi,
I am facing an issue with new Timing Error in my Project which that generated rbf file, it was not pinging and...
Bhardwaj Kotha
 

Also available in: Atom

Go to top
Add picture from clipboard (Maximum size: 1 GB)