Project

General

Profile

Activity

From 02/25/2026 to 03/26/2026

02/27/2026

08:18 PM FPGA Development: RE: JTAG_avalon_master access HPS DDR timeout
Hi Xiang,
Are you using the "Makefile":https://support.criticallink.com/gitweb/?p=mitysom-5csx-ref.git;a=blob;f=de...
Daniel Vincelette
07:07 PM FPGA Development: RE: JTAG_avalon_master access HPS DDR timeout
Hi Dan,
Thanks for your support, I build a envirment with Ubuntu 22.04 and Quartus 23.1; and finish re-build ub...
Xiang Shuai
 

Also available in: Atom

Go to top
Add picture from clipboard (Maximum size: 1 GB)