Project

General

Profile

Activity

From 03/11/2015 to 04/09/2015

04/09/2015

09:26 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Example project
Hi Malcom.
I will check on the memory init files issue. I seem to recall that those can be ignored, but I don't...
Michael Williamson
08:20 AM MitySOM-5CSX Altera Cyclone V FPGA Development: Example project
I've just started to evaluate the MitySOM-5CSX board and the first thing I did was install VirtualBox and the supplie... Malcolm Hartnell

04/03/2015

01:24 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: USB port data lock ups
Hi Jeffrey,
What version of the kernel are you running? Can you provide us the output to the command 'uname -a'? ...
Jonathan Cormier
12:59 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: USB port data lock ups
We're having an issue with data going to the USB ports on our AM3352 SOMs. We're using an FTDI FT240XS USB to 8-bit F... Jeffrey Travis

03/26/2015

11:21 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Pull-up Enable for MityDSP L138 (cp[0])
To be more specific, @CP[0]@ covers the following pins: @GP0[8] (OMAP_GP0_8), GP0[9] (OMAP_GP0_9), AHCLKX (AUDIO_SYS... Jonathan Cormier

03/25/2015

10:57 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Mity L138F FPGA -> OMAP interrupt lines
Hi Alex,
I was using MDK_2012-03-12 and in the included UCF the IO standard on those pin was different:
NET "o_...
Christopher Brunson
10:55 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: Pull-up Enable for MityDSP L138 (cp[0])
I'm trying to get a new hardware design up and running with the MityDSP L138, using the Industrial IO board as a star... Ronald Kabler

03/23/2015

05:08 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Mity L138F FPGA -> OMAP interrupt lines
Chris,
Hopefully you happened upon this on your own but the details for the pin-configuration, voltage standards, ...
Alexander Block

03/12/2015

11:06 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: FPGA serial programming interface
We are happy to provide further assistance with this issue, however I will be contacting you directly at your e-mail ... Alexander Block

03/11/2015

10:23 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: FPGA serial programming interface
Thanks for the information.
We are prototyping a future product and due to pin count restrictions we can't use par...
stephan berner
10:18 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: FPGA serial programming interface
I discussed this with one of our engineers here and it may be possible however they is likely a bit of work required ... Alexander Block
08:32 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: FPGA serial programming interface
SB,
I apologize.
The M0 and M1 FPGA pins are tied to resistors on the module to GND (M0) and 3.3V (M1) forcing...
Alexander Block
 

Also available in: Atom

Go to top
Add picture from clipboard (Maximum size: 1 GB)