Project

General

Profile

Activity

From 10/23/2025 to 11/21/2025

11/19/2025

JI 12:43 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Seth,
I got the GPIO pin on the FPGA side to work as you described. This is just as good as having an LED because the whole point was to have an example to study how the GPIO is triggered from the linux side,i.e. how the command "worms...
John Iannuzzi

11/14/2025

MF 08:59 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Clarification regarding LED 4 on MitySOM-5CSX DevKit
Atef,
Okay that makes sense! In that case, I would look into Arm Developer Studio then. You should be able to obtain an evaluation license and it should be able to accomplish what you are asking for. There are potential open-source so...
Mike Fiorenza
AF 08:50 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Clarification regarding LED 4 on MitySOM-5CSX DevKit
Mike,
Thank you for your response, I’ll have a look at it.
I was focusing on using JTAG because I’m having an issue with SD-card boot on the carrier board I designed.
Thanks again for your help.
Anonymous fpga
MF 04:03 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Clarification regarding LED 4 on MitySOM-5CSX DevKit
Atef,
If you see our Wiki page here: https://support.criticallink.com/redmine/projects/mityarm-5cs/wiki we post full SD card images for the development kits. These SD cards will use U-Boot as the bootloader which the HPS loads first t...
Mike Fiorenza
AF 03:50 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Clarification regarding LED 4 on MitySOM-5CSX DevKit
Mike, Thanks for your response. Yes, I was trying to load the compiled C code binary directly to the HPS via JTAG. Since there is no tutorial available for that method, could you please send me (or point me to) your tutorial explaining h... Anonymous fpga
MF 03:42 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Clarification regarding LED 4 on MitySOM-5CSX DevKit
Atef,
Glad to hear you resolved your JTAG issue. Can you elaborate on how you are trying to load the HPS portion? Are you trying to load binaries directly to the HPS via JTAG? Unfortunately we do not have any tutorials at the moment t...
Mike Fiorenza
AF 10:31 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Clarification regarding LED 4 on MitySOM-5CSX DevKit
Thank you Mike, the system works by reversing the USB Blaster connection. I have another question please: Do you have a tutorial that explains how to load the HPS portion using WSL on Windows? Thanks. Anonymous fpga

11/12/2025

MF 04:23 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Clarification regarding LED 4 on MitySOM-5CSX DevKit
Atef,
From your picture, it looks like you have the JTAG pod plugged in backwards. Pin 1 on your ribbon cable does not align with Pin 1 on the JTAG adapter board.
Please try rotating your pod connection and report back.
- Mike
Mike Fiorenza
AF 04:13 PM MitySOM-5CSX Altera Cyclone V FPGA Development: JTAG programming issue on MitySOM-5CSX DevKit with Quartus (Windows 11)
Hello,
I’m trying to program a MitySOM-5CSX board via JTAG using Quartus on Windows 11, but I encounter an error immediately when starting the operation.
I'm using :
-Tool: Quartus [version], Windows 11
-Interface: USB-Blaster [I...
Anonymous fpga

11/07/2025

SL 04:38 PM MitySBC-Agilex5 FPGA Development: RE: MitySBC A5E
Thank you for the information. I am guessing the pre-installed FPGA does not enable FMC_EN_3V3.
I will start with one of the available reference projects.
Best regards, Sung Lim
Sung Lim
MW 04:24 PM MitySBC-Agilex5 FPGA Development: RE: MitySBC A5E
Hi Sung,
From the datasheet (page 14):
"All power to the FMC connector is gated by FMC_EN_3V3 which is tied to pin CG134 of the FPGA."
This will enable the +12V FMC power supply and the +3.3V FMC power Supply. VADJ should alrea...
Michael Williamson
SL 03:06 PM MitySBC-Agilex5 FPGA Development: MitySBC A5E
Two questions:
1. On the prototype board, FMC +12V and +3.3V do not appear to be driven. Is there a strapping option to supply the two voltages from the SBC?
2. Would it be possible to obtain the Quartus pro project for the base FPGA?...
Sung Lim

11/06/2025

MW 06:44 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: RE: SOM_62P Reset on LED_RTN
Wondering if you could add a LPF filter (cap + R) across your FET to make the switch less aggressive. Kind of hacky, but it might work.
Michael Williamson
AD 06:28 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: RE: SOM_62P Reset on LED_RTN
That explanations seems probable, if I have any free time coming up I'll play around with the circuit on our side to get it working reliably.
For the time being we'll continue to not switch LED_RTN.
Thanks for the rapid reply!
Adrian De Vico
MW 06:15 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: RE: SOM_62P Reset on LED_RTN
Hi Adrian,
Haven't seen this before.
This is a snippet from the SOM schematic related to the Power Good LED and the LED_RTN Net:
!SOM_LED_PGOOD.png!
As you can see, the PMIC_PGOOD is AND-ed into the main MCU_PORz. It is an...
Michael Williamson
AD 05:45 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: SOM_62P Reset on LED_RTN
We have a series of switchable LEDs on board for basic debugging of various on-board supplies, and for completeness I've included the ability to sink current from LED_RTN (pin 2 on SOM) to get some visual output from the SOM.
In terms...
Adrian De Vico

11/04/2025

SG 05:25 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi John,
Hope you are well. I'll go ahead and try and answer your questions and comments below!
* @Is there a specific example program/script, that I might have missed, to exercise an LED connected to the FPGA from a program/script...
Seth Graber

11/03/2025

MW 11:49 AM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
Hi Shankar,
STEP models and drawings for the reference heat spreaders can be found on this page:
https://support.criticallink.com/redmine/projects/mitysom_am57x/wiki/Heat_Spreader_Reference_Design
I will check on whether we ca...
Michael Williamson
BS 07:38 AM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle RE: Inquiry about Heat Spreader 94-900813-3
Dear Michael,
We are planning to purchase the heat spreader (part number 94-900813-3) for the MitySOM-AM57F SOM board. Could you please provide information on where it can be purchased and the associated pricing? Additionally, if ...
Bhima Shankar
JI 01:13 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
In the above, I don't know where the strike-thru lines came from. John Iannuzzi
JI 01:12 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Additionally, in comparing the provided sd card with the built one, I found that the directory, *scripts_auto* , does not exist. This is where the LED test (and some others) lives on the provided card.
Also, the following listing retu...
John Iannuzzi

11/02/2025

JI 02:47 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
This past weekend I was experimenting with the provided sd card and the examples. Specifically the LED example to light and change colors of D1 on the mitysom module. I got that to work ok. After doing a little digging, it appears tha... John Iannuzzi

10/27/2025

JI 12:37 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi Seth,
For the 1st bullet point above I followed your instructions using the *command line* and it worked. Great!
I login with *root* get the prompt, *root@mitysom-c5:~#*
I think the *unmount* instruction was the key.
Below, is ...
John Iannuzzi

10/24/2025

SG 07:51 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi John,
Thank you for the additional details. *dd* typically will take a moment to return the prompt, it does on my end as well.
If the command itself returned earlier than anticipated there's a good chance something went wrong. I...
Seth Graber
JI 07:20 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi Seth,
All I did was extract the image and dd it right to the sd card. I will read in more detail your comments when I get home tonight and give it another go over the weekend…I’m doing this on my own time.
Something funny though....
John Iannuzzi
SG 03:09 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi John,
Thank you for providing the 3 boot outputs. I've gone ahead and taken a look and I'll make some comments below.
* @My expectation was that the directly downloaded image would work similarly. I also cannot access the 256M ...
Seth Graber
JI 03:19 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Ok, so I downloaded the sd card from the website as instructed, and loaded it onto a fresh card.
I now have 3 _different_ boot outputs. I have attached 3 files with the outputs of each boot screen.
I included the output of the ori...
John Iannuzzi
 

Also available in: Atom