Project

General

Profile

Activity

From 07/10/2026 to 08/08/2026

07/13/2026

01:13 PM FPGA Development: RE: Not being able to Make jic
Good morning,
I have readded the PCIe RP IP, but it I still can't regenerate/update the a5e because the tool complai...
Eleonora Haralanova

07/10/2026

03:55 PM FPGA Development: RE: Not being able to Make jic
I believe the PCIe RP IP needs to be regenerated / re-added if you switch between production silicon or R0 silicon so... Mike Fiorenza
03:36 PM FPGA Development: RE: Not being able to Make jic
Yes,
The actual label on the SOM is A5ED-B64-144-SRC-X, but the box says A5ED-B64-144-SRI-X
I checked the SBC also...
Eleonora Haralanova
02:57 PM FPGA Development: RE: Not being able to Make jic
Eleonora,
Can you read the label / sticker that is on the SOM module? I believe the device you actually have insta...
Mike Fiorenza
01:46 PM FPGA Development: RE: Not being able to Make jic
It actually came back with different FPGA - the one that you have
jtagconfig
1) USB-BlasterII [USB-1]
4BA06477...
Eleonora Haralanova
 

Also available in: Atom

Go to top
Add picture from clipboard (Maximum size: 1 GB)