Mity CPU Platforms » MitySOM-A5

Today

MF 02:46 PM FPGA Development: RE: Custom Loopback based on mSG-DMA Example Design

Max,
Glad to hear you have it working!
After giving this another thought, my guess may be that your FPGA design may still have been based off my previous FPGA design example. Then when I posted the new release, you may have just ta... Mike Fiorenza

MK 02:32 PM FPGA Development: RE: Custom Loopback based on mSG-DMA Example Design

Hello Mike,
Thanks a lot for your help.
I've implemented all the points you've mentioned.
This is very strange, I don't understand how this happened that SMMU was disabled and A5E Cache Coherency and DMA's had different setting than... Maxim Kanevsky

07/29/2026

DK 09:30 AM FPGA Development: RE: Custom Loopback based on mSG-DMA Example Design

> First things first: our example design is not a loopback.
> ...
It was understood after analyzing the example C code. But the first Visio picture is taken directly from documentation. Please update it.
Dmitry Kirilin