Project

General

Profile

Activity

From 10/20/2022 to 11/18/2022

11/18/2022

CH 02:02 PM MitySOM-A10S Altera Arria 10 Software Development: RE: PWM signal generation.
Thank you,
Costas
Costas Hatzinikolaou
DV 01:59 PM MitySOM-A10S Altera Arria 10 Software Development: RE: PWM signal generation.
Hi Costas,
Is it acceptable to just have the fan always on at max RPM? If so then a PWM isn't required and you can just plug a fan into J3 and you don't need to worry about PWM logic.
If you do want to control the speed of the fan ...
Daniel Vincelette

11/17/2022

EA 01:06 PM MitySOM-5CSX Altera Cyclone V Software Development: RE: git clone issues with linux-socfpga.git
Hi Mike,
I tried it in Ubuntu via WSL and yes, it works.
My nonworking windows command window git version is:
git --version
git version 2.38.1.windows.1
I also tried running it via windows powershell and it failed as well.
Ru...
Erkan Altan
MW 12:00 PM MitySOM-5CSX Altera Cyclone V Software Development: RE: git clone issues with linux-socfpga.git
Also,
I just tested running the commands listed here with the following version of git. No issues....
What version of git are you using?
Michael Williamson
MW 11:58 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: git clone issues with linux-socfpga.git
Hello,
If you are working in windows (windows command shell), you will probably have problems as the linux repository uses logical links, etc. I don't think you can checkout and build linux on a windows NTFS or FAT32/64 filesystem.
...
Michael Williamson
EA 11:35 AM MitySOM-5CSX Altera Cyclone V Software Development: git clone issues with linux-socfpga.git
Hi, I have the issue below. After cloning, repo is unusable.
C:\prj\cl>git clone git://support.criticallink.com/home/git/linux-socfpga.git
Cloning into 'linux-socfpga'...
remote: Counting objects: 7107980, done.
remote: Compressin...
Erkan Altan

11/15/2022

CH 03:27 PM MitySOM-A10S Altera Arria 10 Software Development: PWM signal generation.
We would like to use a cooling fan on the A10 FPGA of the MitySOM-A10S.
We plan to connect the fan to the J3 connector.
How do we generte the PWM signal to control the fan?
And, could you suggest any of the shelf stick on fans to use ...
Costas Hatzinikolaou

11/11/2022

CH 02:52 PM MitySOM-A10S Altera Arria 10 FPGA Development: RE: battery-backup.
Thank you.
Costas
Costas Hatzinikolaou
DV 02:49 PM MitySOM-A10S Altera Arria 10 FPGA Development: RE: battery-backup.
Hi Costas,
It does not. The MitySOM-A10S doesn't support battery backed up volatile security keys. In order to use the security feature of the Arria 10 you would need to use the one time programmable non-volatile memory for the key st...
Daniel Vincelette
CH 01:45 PM MitySOM-A10S Altera Arria 10 FPGA Development: battery-backup.
I understand the the Real Time clock is connected to the VBAT battery voltage input pin of J4 connector in the MitySOM-A10S card.
Does the battery also provide backup for the RAM locations where the volatile security keys are stored?
Costas Hatzinikolaou

11/08/2022

CH 10:27 PM MitySOM-A10S Altera Arria 10 FPGA Development: RE: Implementing PTP protocol with MitySOM-A10S SOM.
Thanks, Dan.
Costas
From: Daniel Vincelette <redmine@criticallink.s, Dan>
Sent: Tuesday, November 8, 2022 5:17 PM
Subject: [MitySOM-A10S Altera Arria 10 - FPGA Development - msg6242] RE: Implementing PTP protocol with MitySOM-A10...
Costas Hatzinikolaou
DV 10:17 PM MitySOM-A10S Altera Arria 10 FPGA Development: RE: Implementing PTP protocol with MitySOM-A10S SOM.
Hello Costas,
We have never used PTP on the Arria 10 but the HPS MAC does say that it supports "IEEE 1588-2002 and IEEE 1588-2008 standards for precision networked clock synchronization".
In your device tree you will need to update...
Daniel Vincelette

11/04/2022

CH 03:32 PM MitySOM-A10S Altera Arria 10 FPGA Development: Implementing PTP protocol with MitySOM-A10S SOM.
Hello,
Sperry would like to implement the PTP (Precision Time Protocol) protocol using the MitySOM-A10S module.
I have a couple of questions:
1. I believe we have to use the Intel Triple-Speed Ethernet FPGA IP core instead of the H...
Costas Hatzinikolaou

11/03/2022

TC 09:41 PM MitySOM-5CSX Altera Cyclone V PCB Development: RE: Switching MitySOM modules in DevKit
Yes, the development kit is compatible with all modules in the 5CSX/5CSE family Thomas Catalino
MY 02:27 PM MitySOM-5CSX Altera Cyclone V PCB Development: Switching MitySOM modules in DevKit
Because of availability we bough MitySOM dev kits that came with 5CSX-H6-42-RC MitySOMs. Can we use these with 5CSE-H4-3YA-RC modules? Max Yaffe

10/31/2022

DV 05:18 PM MitySOM-A10S Altera Arria 10 PCB Development: RE: KSZ9031 PHY replacements.
Hi Costas,
Please take a look at the following wiki page that goes over alternates to the KSZ9031, it goes over the hardware and software impact of using either the KSZ9131 or KSZ9021 instead: https://support.criticallink.com/redmine/...
Daniel Vincelette

10/27/2022

CH 07:40 PM MitySOM-A10S Altera Arria 10 PCB Development: KSZ9031 PHY replacements.
Hello,
The KSZ9031 Ethernet PHY is not available anymore or it has a long lead time.
We are using it with the MitySOM-A10S board.
Does Critical Link suggest any replacements for this PHY?
Thank you.
Costas Hatzinikolaou
 

Also available in: Atom