Project

General

Profile

Activity

From 07/09/2013 to 08/07/2013

08/06/2013

JC 11:15 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Watchdog
Yes,
You'd want to compile the davinci watchdog kernel module.
Jonathan Cormier
FW 11:11 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: Watchdog
Is there a watchdog timer implemented in the MityDSP configuration anywhere that would restart Linux should the system go unresponsive? Thanks, Fred Fred Weiser
MT 07:21 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Programming FPGA on power up issues
I have done 2 way CPU,Linux and u-Boot. But result is the same. minh tung
MW 07:15 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Programming FPGA on power up issues
How are you loading via CPU, linux or via u-Boot?
Michael Williamson
MT 06:45 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: Programming FPGA on power up issues
Hi,
I am using MityDSP-L138F(LX16 FPGA) and Carrier Board.
I developed new FPGA system that included only Upp Interface, DCM (Input clock: 100MHz, output clock 75MHz) (I removed base_module, emif interface ,...) can be connect with OMA...
minh tung

08/05/2013

KR 11:32 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RTC issue?
I've check with the HW designer and he thinks it should be OK, see his info below
"The 3V_RTC pin of the L138 Module is at 2.7V when powered off. The design worst case should be 2.6V.
This is greater than the 2.5V that I believe is...
Kevin Robertson
MW 11:08 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RTC issue?
Have you measured the Battery Backup voltage on your board through a power cycle? If the backup voltage drops below the required threshold, I think the RTC CTRL register resets to a disabled state.
-Mike
Michael Williamson
KR 10:47 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RTC issue?
Hi,
We are seeing an issue with the L138 RTC not running on our custom board - using hwclock we never see the time change.
I did some investigation and it looks like the SET32COUNTER bit in the RTC CTRL REG is always set after boot...
Kevin Robertson
RK 06:18 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Calculating FFT using SigProcTIDspSupport in SigProc library
Hello,
It was the cause-thank you very much.It works. Curious enough, I now realised that the corrected implementation of SigProcTIDspSupport example works well now, whereas my SigProcFFT implementation returns the spikes with incorrect...
Rafał Krawczyk

08/04/2013

DR 02:52 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Calculating FFT using SigProcTIDspSupport in SigProc library
I think your problem is here:
for(int i=0;i!=FFT_SIZE;i+=2)
{
mpWorkBuff[i]=sin21[i];
mpWorkBuff[i+1]=sin42[i];
}
Your indices for the two sin waves are incrementing by two, while they should be incremente...
David Rice
RK 12:49 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: Calculating FFT using SigProcTIDspSupport in SigProc library
Hello,
I am trying to compute the FFT from 2 signals at once. So far I managed to compute the FFTs of my signals basing on the SigProcFFT.cpp file with the commented example. However, for efficienty purposes(I am dealing with real-time ...
Rafał Krawczyk

08/03/2013

RK 03:47 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP EDMA IRAM DATA TRANSFER
Hello again,
Is there any way to set a variable to be stored in specific address ? Using the EDMA I have transferred a block of 2048 bytes, which now I would like to use as an array [2048] of chars further on in my program. I tried to d...
Rafał Krawczyk

08/02/2013

RK 04:31 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP EDMA IRAM DATA TRANSFER
Hello,
I added the line with _HWI_eventMap(anHWInterruptLevel, globalConfig[Edma3InstanceId].xferCompleteInt)_ in DspQDMA.cpp and rebuilt the library linked to my project. The transmission is done correctly. Second parameter was equal ...
Rafał Krawczyk
MW 09:50 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP EDMA IRAM DATA TRANSFER
Heads up. Make sure that you configure the Event Mapper for the quick DMA transfer complete status to the DSP properly.
We found that we needed this patch to ensure the Event Mapper was routing the proper TCC interrupts from the ED...
Michael Williamson
JC 10:57 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Problems with custom board
Mary,
AUFS is a filesystem. It isn't a problem. Your .config file matches ours so doesn't appear to be the issue.
-Jonathan
Jonathan Cormier
MF 10:54 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Problems with custom board
The two baseboard entries don't sound like a problem: Mary Frantz
JC 10:40 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Problems with custom board
Jonathan Cormier
MF 10:07 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Problems with custom board
Thanks for the reply. We fixed the ethernet problem with a pullup on MII_RXD0, as was done on the industrial io board.
Attached is the .config file (renamed config).
Mary
Mary Frantz
MW 09:52 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Problems with custom board
You may not have the proper configuration options set for the Power Management and Voltage Regulators set in the kernel configuration. If those options aren't set, the voltage regulators won't be found and dynamic scaling will not work.... Michael Williamson
JC 09:14 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Problems with custom board
According to your bootlog the following errors would cause the cpufreq directory to be missing as cvdd is needed. Jonathan Cormier

08/01/2013

MF 11:58 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: Problems with custom board
I built a new kernel based on MDK_2012-08-10 starting with baseboard-industrialio.c and making a new baseboard file for our hardware. I mainly cut what we don't need and added support for SPI1, CS1.
I booted on the industrial io boar...
Mary Frantz

07/31/2013

JC 02:34 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: mtd->read (...) returned ECC error
Christian,
It is helpful for us if you create a new post so that we see it otherwise your might be missed. If you are still having this problem could you post your full boot log as well as the steps you took to create this problem.
...
Jonathan Cormier
RK 11:37 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP EDMA IRAM DATA TRANSFER
Hello,
In fact I did not and it was the cause. When I invoked the method, EDMA started to transfer data properly ! Thank you . Below is my corrected version, just in case someone would deal with similar problem:
tcDspQDMA * dm...
Rafał Krawczyk
MW 10:26 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP EDMA IRAM DATA TRANSFER
Hi,
You need to make sure that you call tcDspQDMA::Initialize() with a free hardware level (try 7). Did you make that call?
-Mike
Michael Williamson

07/29/2013

RK 03:36 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: DSP EDMA IRAM DATA TRANSFER
Hello,
I am currently programming the DSP of MitydspL138 Industrial IO Board using the DSP/BIOS. I am trying to transfer a block of data in IRAM, which I understand is a part of L2 cache of OMAPL138 processor. I am trying to use EDMA fo...
Rafał Krawczyk
RK 09:41 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP GPIO interrupts (No-FPGA)
Hello again,
It works ! Invoking EventMap with an appropriate second argument solved the problem:
HWI_eventMap(6, 65);
Thank you very much.
Best regards
Rafal Krawczyk
Rafał Krawczyk
MW 08:43 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP GPIO interrupts (No-FPGA)
For the DSP Event Map (item number 1), refer to table 3-1 of the TRM in section 3.2.2.1.
GPIO Bank zero event appears to be 65. Looks like there is only one interrupt per bank.
For 2, check DspFirmware.cpp on how to set for rising...
Michael Williamson
RK 08:02 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP GPIO interrupts (No-FPGA)
A little corrction in what I have written in my previous mail- for bank 0 offset 0 (J701 pin 25) the function call shlould be: GPIOIntTypeSet(SOC_GPIO_0_REGS, 1, GPIO_INT_TYPE_RISEDGE): 16*0 +0 +1 . Still, it is not working.
Best rega...
Rafał Krawczyk
RK 07:43 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP GPIO interrupts (No-FPGA)
Hello again,
First of all,thank you for your quick reply.
I am trying to implement the solution focusing on your advices. So far, it is not working. Here is what I did.
From the beginning:
*1) Configuring the DSP Event Map:*
I i...
Rafał Krawczyk

07/28/2013

MW 08:19 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP GPIO interrupts (No-FPGA)
Hi,
So currently the DspGpio.cpp implementation (for non-FPGA GPIO's) for the 674X core is does not implement interrupt handling (see the tcDspGpio::ConfigurePin() method in the source code). However, support could be added without t...
Michael Williamson
RK 02:55 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: DSP GPIO interrupts (No-FPGA)
Hello,
I am currently programming the DSP using the DSP/BIOS . The problem I have is how to configure HWI in J701 pin 25 of MitydspL138 Industrial IO board. That is, I am trying to configure GPIO interrupts in non-FPGA pins. To config...
Rafał Krawczyk

07/26/2013

MW 11:33 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Kernel bug
Hi Mostafa,
Thank you for the notice.
I see that is in the master branch (2.6.34). We will correct it. However, it is not in the mitydsp-linux-v3.2 branch. You might consider upgrading to 3.2, most of our customers are using th...
Michael Williamson
MA 08:44 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: Kernel bug
Hi, just wanted to make you aware of a bug in the kernel sources:
http://support.criticallink.com/gitweb/?p=linux-davinci.git;a=blob;f=drivers/usb/gadget/epautoconf.c
lines 268 - 285 have been duplicated in lines 286 - 302.
-Mos...
Mostafa Afgani

07/24/2013

MW 06:13 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: UPP "start" signal ignored in receive mode?
Hi Stu,
Have you tried to use chipscope to confirm the alignment of the start strobe with the data as sent by the FPGA and check the UPP bus interface WAIT pins, etc? (if you don't have a license, I think you can get a 30 day trial on...
Michael Williamson
SC 12:53 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: UPP "start" signal ignored in receive mode?
Scott,
Yes, we're trying to send one line (of 6176 bytes) per DMA memory buffer (also 6176 bytes). The "DspUpp.c" code seems to correctly handle setting up a "pending" DMA transaction behind the currently executing DMA transaction. ...
Stewart Cobb

07/23/2013

MW 05:52 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: UPP "start" signal ignored in receive mode?
Hi Stu,
Check section 33.2.5.3 of the TRM. For receive mode, the start line is optional, controlled by the STARTx bit in UPICR.
The configuration of the strt signals are setup by the tsDspUppConfig in DspUpp.h and DspUpp.cpp. Che...
Michael Williamson
SW 04:56 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: UPP "start" signal ignored in receive mode?
Stu,
I'm not sure about the DSP driver for uPP, I am using a Linux driver to the Arm. Are you trying to stream data from the FPGA to the DSP? Are you just using 1 line and therefore 1 memory buffer to transfer data via the uPP driver?...
Scott Whitney

07/22/2013

MA 03:52 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: EMA_WAIT and bus contention on L138F
Hi Mike, relevant definitions from the header: Mostafa Afgani
MW 02:11 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: EMA_WAIT and bus contention on L138F
Just for sanity,
Have you confirmed you are writing to the correct AEMIF registers? CE3 is the NAND, and you are hitting "AEMIF_A3CR" in the above. I get a little confused about the register numbering vs. the CS numbering. Just wan...
Michael Williamson
MA 01:42 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: EMA_WAIT and bus contention on L138F
Hi Mike,
I've now also tried setting unused I/O to float and increasing both the TA and Read Hold to 4 cycles. I've verified the timing change with ChipScope but unfortunately it has had no effect on the JFFS2 warnings.
Attaching a...
Mostafa Afgani
SC 03:22 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: UPP "start" signal ignored in receive mode?
We have an FPGA application for the MityDSP-138F board which transmits "packets" to the DSP through the UPP port. The packet consists of 16 bytes of header and 6160 bytes of signal data. The FPGA asserts the UPP "start" signal on the f... Stewart Cobb
DG 01:25 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Fail to mount Root FS from MicroSD card
Ok, managed to fix the problem.
I have changed mityomapl138_mmc_get_ro() in board-mityomapl138.c to return(0) since MicroSD has no write protect pin.
Dmitry Gorulko

07/21/2013

DG 10:19 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Fail to mount Root FS from MicroSD card
Hello, Tim!
Comma makes no difference, I have tried.
I have got a little progress - I have changed bootargs as follows:
bootsd=mmcinfo; ext2load mmc 0:1 0xc0700000 /boot/uImage; run sdargs; bootm 0xc0700000
sdargs=setenv bootar...
Dmitry Gorulko
TI 07:27 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Fail to mount Root FS from MicroSD card
Dmitry,
I believe yhou are missing a comma in your bootargs..
root=/dev/mmcblk0p1 rw rootwait
should be
root=/dev/mmcblk0p1 rw,rootwait
cheers
/Tim
Tim Iskander
DG 04:40 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: Fail to mount Root FS from MicroSD card
Hello!
I am trying to mount Root FS from MicroSD card (ext2 formated).
Boot process fails with kernel panic.
My U-Boot environment:
bootargs=mem=96M console=ttyS1,115200n8 root=/dev/mtdblock0 rw rootwait
bootcmd=sf probe 0; sf rea...
Dmitry Gorulko

07/19/2013

MS 10:44 AM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: RE: EMC Emissions from MityArm 335X MOdule
Hi Mike,
I am good for now. Thanks for the information.
Regards,
Mike
Michael Schantzen

07/18/2013

SH 06:50 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Solved the problem myself - it turns out that either SER_RS485_RTS_ON_SEND or SER_RS485_RTS_AFTER_SEND must be defined for the toggle to work. The flag SER_RS485_RTS_BEFORE_SEND is not recognised by the compiler, and (1<<3) doesn't seem... Steven Hill
SH 05:54 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
OK, then it all makes sense. In spite of the way the connector is shown in the documentation I was assuming (never assume) that the pinout was the "normal" IDC connector pinout.
So we are left with the problem that the TX_ENB line (p...
Steven Hill
MW 05:20 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Actually, I take that back. The pin out is illustrated in Figure 2 of the specification....
-Mike
Michael Williamson
MW 05:13 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Ah,
I think I may see the problem. Those connectors are pinned (on our PCB) for use with a ribbon cable and a DB-9 IDC connector (like the one you are using for the console). So the pins are numbered 1-5 on 1 row and then 6-10 on th...
Michael Williamson
SH 05:08 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
My board is 80-000268RI-2B, S/N 132541. I looked at the appropriate document on the page you referenced, and while it is not the same document I was originally looking at, the pins and connectors are the same. Steven Hill
MW 04:59 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Hi Steven,
Let's make sure you are referencing the correct revision information for the board (it has been updated a few times since original publication).
Revision history and schematics for the Industrial I/O boards are available...
Michael Williamson
SH 04:07 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems

I am looking at pins on J504, based on the Industrial IO Board rev C documentation
Curiously, only pins 1,2,3,4,5,9 and 10 have solder showing ... that does not fit with the documentation.
I see traces on the back of the board go...
Steven Hill
SH 03:27 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
OK, here is what I see:
mitydsp@mitydsp-VirtualBox:~/linux-davinci$ git branch
master
* mitydsp-linux-v3.2
mitydsp@mitydsp-VirtualBox:~/linux-davinci$ git log
commit f13cb8373517840670b06fafc1b381e934c5ac37
Author: Michael Will...
Steven Hill
MW 03:24 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
I am assuming it compiled OK.
Are you sure that the write() call is returning successfully? Can you send the full example, or modify the stand alone examples (in c) and try them?
Also, you should be able to just
Michael Williamson
JC 03:22 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Btw press q to escape @git log@. Jonathan Cormier
JC 03:21 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Steven,
Run the command @git branch@ to see which branch is selected. It should say mitydsp-linux-v3.2. When you run @git log@ you should see the UART2 change at the top.
-Jonathan
Jonathan Cormier
SH 03:18 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
OK, I built the new kernel and flashed it to the MityDSP - now uname gives:
Linux mityomapl138 3.2.0+ #1 PREEMPT Thu Jul 18 11:44:18 PDT 2013 armv5tejl GNU/Linux
But, I am still not seeing any toggling of Tx lines or the TX_ENB lin...
Steven Hill
SH 02:43 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Sorry - my mistake. I re-installed the toolchain and then realized that I had typed "CROSS-COMPILE" instead of "CROSS_COMPILE". Kernel generation seems to be working now.
It is necessary to have the incantations exactly correct!
Steven Hill
SH 02:06 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
I seem to have the same problems - here is the output from a new shell: Steven Hill
MW 01:52 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
You only use the HOST native CC, not the cross tools, to build the config file. It seems like you have a CC environment variable set and it's pointing to a native (x86) gcc.
Can you please launch a new shell and run the setup script?...
Michael Williamson
SH 01:41 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
I'm getting errors when I try to build the kernel:
mitydsp@mitydsp-VirtualBox:~/linux-davinci$ make ARCH=arm CROSS-COMPILE=arm-angstrom-linux-gnueabi- uImage
scripts/kconfig/conf --silentoldconfig Kconfig
WRAP arch/arm/include/...
Steven Hill
MW 11:26 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
If you have our repository cloned already.... Michael Williamson
SH 11:14 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
A newbie question - How do I build this particular branch of the kernel? Steven Hill
SH 10:34 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Thanks for your response. Here is what I get from uname:
Linux mityomapl138 3.2.0 #1 PREEMPT Wed May 15 09:16:03 EDT 2013 armv5tejl GNU/Linux
Steven Hill
BD 03:48 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Great news Leonid! Thanks for the detailed error messages.
-Bob
Bob Duke
LV 01:32 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Bob,
That was the problem. It's booting now.
Thanks everybody,
Leonid
Leonid Volpert
BD 12:09 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Leonid,
One more suggestion: did you untar the sample filesystem as root? Or did you untar it as a normal user?
For example (you'll need to adjust the filesystem.tgz location and name):
Bob Duke
01:14 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
Tim,
It does boot with a MLO and uboot built from the repository. Just need to put our
SPI changes back in.
Thanks,
John C.
Anonymous
11:37 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
Ok Tim,
I'll pull that in and give it a try.
Thanks,
John C.
Anonymous
TI 11:35 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
John
The error message you see about "Error - Factory Configuration Invalid" is because the u-boot you downloaded is too old (sorry about that)
and it doesn't understand the new factory config block.
We are in the midst of updating "e...
Tim Iskander
11:21 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
Tim,
The error is using the latest mlo and uboot from the Critical Link website.
John C.
Anonymous
TI 11:15 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
John
All the 3352 based modules use DDR3, so will all require the new u-boot.
cheers
/Tim
Tim Iskander
11:05 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
Tim,
Just to add some more info. We tried booting from three different 3352 modules and
they all have the same issue.
John C.
Anonymous
10:25 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
Tim,
As a test I downloaded the MLO and uboot from your web site and got the following when trying to boot the 3352 module:
-------
U-Boot SPL 2011.09-00000-g045cda5 (Jul 12 2012 - 16:03:00)
Texas Instruments Revision detection u...
Anonymous
10:14 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
Thanks Tim,
I'll give it a try.
John C.
Anonymous
TI 10:12 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: 3352 Module can't boot. Unknown memory type.
John
You should pull the latest from the AM335XPSP_04.06.00.08 branch on our git repo.
Support for the DDR3 memory configurations came along with a "base update" to the
newer PSP uboot.
cheers
/Tim
Tim Iskander
09:27 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: 3352 Module can't boot. Unknown memory type.
Hi,
We've been running the 3359 modules for some time and have shifted to the 3352. The error
message is:
--------------
U-Boot SPL 2011.09-00000-ge301766-dirty (May 01 2013 - 16:46:12)
Texas Instruments Revision detection unim...
Anonymous
MW 12:30 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: EMA_WAIT and bus contention on L138F
One thought:
Is it possible the tri-state drive logic for the data lines off the FPGA is creating bus contention? Perhaps there is a bug in the EMIFA interface that is not parking/tri-stating the data lines soon enough after OE is de...
Michael Williamson
MA 12:24 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: EMA_WAIT and bus contention on L138F
Hi Mike,
Thanks for the suggestions.
Not sure I understand what you mean by FPGA access bandwidth. It is being used to implement the frontend of a high speed wireless communication system so we are using the the bus pretty much con...
Mostafa Afgani
MW 07:32 AM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: RE: EMC Emissions from MityArm 335X MOdule
Hi Mike,
OK, those numbers were for the CPU running at 500 MHz. The speed of the CPU may change based on what power management scheme (the CPU governor) that is selected in the kernel configuration.
Our default kernel selects "per...
Michael Williamson

07/17/2013

MW 09:17 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
OK. I have added the patch to the mitydsp-linux-v3.2 branch. You should be able to at least see the Tx line toggle with your code.
If you can confirm you are getting normal output on the Tx lines, then we can tackle the TXE issue. ...
Michael Williamson
MW 08:55 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Hi Steven,
Sorry for the confusion. It's not a menuconfig item. There is a patch needed to enable the UART2 pin pinmuxes (it didn't appear to get ported to the 3.2 kernel).
I will post the patch (push it to the git mitydsp-linux...
Michael Williamson
SH 08:32 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
How would anyone know this? I have looked at the config of the kernel I am using and you are correct, these pins are not mentioned in the .config file. I built the kernel based on the instructions in the wike, and there is nowhere the ... Steven Hill
DG 07:05 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
Hello,
Is is possible your kernel may not be setting up the ARM pin multiplexing for UART2? In your baseboard file [arch/arm/mach-davinci/baseboard-industrialio.c if your using the industrial IO build], you probably need something like:
Dominic Giambo
SH 06:48 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: RS-485 problems
I have attached the files defining the class and showing how I open the serial port. Then I just use standard write calls using termHandle. Steven Hill
SH 05:07 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RS-485 problems
I am trying to get the RS-485 running on my Industrial I/O board with the L-138F. I'm using the example code in "send.c" posted in the forum thread "Write UART2 RS-485 API". Looking at the pins on J504 (6 = Tx, 1 = Tx_ENB) I am not see... Steven Hill
JC 10:47 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Lenoid,
It might be helpful to put the filesystem on an SD card and make sure it boots from there.
-Jonathan
Jonathan Cormier
LV 10:42 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Hi All,
I agree, it looks like the original issue is fixed and now problem is happenning after mounting nfs. Probably, when *init* is running. I tried to play with *init=* commands in u-boot, but it didn't help.
The file system on ...
Leonid Volpert
MW 09:26 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
On your host, can you type "sudo exportfs" and list the results?
-Mike
Michael Williamson
JC 08:41 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Leonid,
It looks like nfs may be mounting. I'd expect an error similar to below if it didn't. Is the filesystem on the nfs server the same as the one on the sd card? How was it created?
Jonathan Cormier
MW 07:53 AM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: RE: EMC Emissions from MityArm 335X MOdule
Hi Mike,
Hold on on that last post. We were looking at the numbers and something does not look correct (there should not be a 2 GHz clock or a 1 GHz clock, and the CPU should be running at 700 MHz).
I may have posted this premat...
Michael Williamson
MW 07:46 AM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: RE: EMC Emissions from MityArm 335X MOdule
Hi Mike,
We needed to enable a kernel flag here. Here is a dump of the PLL derived clock tree from our dev kit. Most of these frequencies don't leave the CPU. The frequencies should be the same for you with the exception of perhaps...
Michael Williamson
MW 07:38 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: EMA_WAIT and bus contention on L138F
Hello,
How much bandwidth are you using for the FPGA accesses? Have you looked with any sort of bus analyzer (perhaps in chip scope) to assess the access logic? If the WAIT pin is getting hit, the slowdown could also be the ECC logi...
Michael Williamson

07/16/2013

LV 06:01 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Hi Bob,
The current status is
1. After installing nfs-utils-client I can mount NFS directory when I boot from SD card
2. NFS boot is hanging after the following message:
_Freeing init memory: 236K_
You are right originally t...
Leonid Volpert
BD 05:37 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Hello Leonid,
In a previous post you had an error running this command:
Bob Duke
MA 12:07 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: EMA_WAIT and bus contention on L138F
We have a project which uses CS4 and CS5 to write and read data from a pair of FPGA FIFOs respectively. CS4 is used exclusively for writing while CS5 is used exclusively for reading. The config register settings are:
/* CS4 config...
Mostafa Afgani

07/15/2013

SH 05:23 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Simple example needed
Thanks for the help. I decided to take a very simple approach and use mmap to access the FPGA, based on the mmap example. Instead of an interrupt, I will just poll - I don't really need the response speed of an interrupt. Steven Hill
MS 08:58 AM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: RE: EMC Emissions from MityArm 335X MOdule
Hi Mike,
I had our lead software engineer try to dump the clock tree per the information you provided but he could not access it.
I would appreciate if you could set up a rig and help us through it.
Thanks,
Mike
Michael Schantzen

07/14/2013

MW 08:22 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Simple example needed
Answers to questions:
1. The reserved FPGA id's are in the file: $MDK/sw/common/fpga/core_ids.h. I would use core ID 255 and count down for additional ones.
2. Not really. Normally we suggest that you start (for the FPGA) with th...
Michael Williamson

07/12/2013

MW 05:14 PM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: RE: EMC Emissions from MityArm 335X MOdule
Hi Mike,
The module has 2 crystals on it, a 24 MHz (connected to ARM) and a 32 KHz (connected to PMIC).
I don't know off-hand what the switching supply freqencies are on the PMIC, but I would think they aren't above 2 MHz (probably...
Michael Williamson
MS 03:48 PM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: EMC Emissions from MityArm 335X MOdule
Hi,
We have done a number of EMC frequency scans on our product using the MityArm 3352-GX-X27-RC module. There are a couple of frequencies that are out of specification to meet the IEC 61000-6-3 Emissions for Residential Environments....
Michael Schantzen
LV 04:57 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Hi Mike,
I was able to mount NFS from the card after installing nfs-utils-client using opkg
Not sure what the next step can be.
Leonid
Leonid Volpert
LV 01:37 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Mounting with *-t nfs* option produces the same error message.
Re-saved file in txt format
Leonid.
Leonid Volpert
MW 01:18 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
I can't open your word file. (Word says it is corrupt). Can you upload just a plain text file?
I think you need to type:
Michael Williamson
LV 12:37 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Hello, Mike
Our basic configuration is an isolated network with 5-6 devices connected via Gigabit Network Switch (DEll PowerConnect 2708), all with static ip addresses. One of these devices is my Ubuntu PC (server 10.0.0.1), another M...
Leonid Volpert
MW 08:18 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Hello,
I am a little confused. In your posts, you show initial success using 192.168.0.144 as your server. But the failures are using 10.0.0.1 as your server. Is your server really 10.0.0.1? Many times that address is reserved for...
Michael Williamson
MS 03:28 PM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: RE: MityArm 335x Minimum Voltage Operation
Mike,
I have made some changes to my design to try to limit the low end of the operating voltage to 3.2VDC but I don't feel comfortable with my test results to date which show the supply goint down to 3.1VDC under max load and input s...
Michael Schantzen
SP 02:02 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: flash and boot utils
Hi Mike,
I finally took the newest flash loader sources from TI (v2.40) and followed the wiki instructions (http://processors.wiki.ti.com/index.php/Rebuilding_the_Flash_and_Boot_Utils_Package)
At the end, I only had to change the DEV...
Stéphane Peter
VG 01:58 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: shared memory in the DSP Helloworld example
Thanks mike. That cleared my doubts. Vinod Ganesh

07/11/2013

LV 04:44 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Mike,
Adding 'eth0' as a device in ip=... does stop system from searching for DHCP.
But instead it gives a Kernel Panic with a following information:
_[ 1.828257] CPSW phy found : id is : 0x70421
[ 1.837751] mmcblk0: p1 p...
Leonid Volpert
MW 04:06 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
Hmmm....
Can you try specifying "eth0"? It looks like you have a USB network gadget compiled in (or our default kernel does), from https://www.kernel.org/doc/Documentation/filesystems/nfs/nfsroot.txt,
Michael Williamson
LV 03:43 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
My first post contains command line and fragment of boot sequence. It does match what I expected.
The full boot sequence for the NFS case and static IP is attached as a file:
Thanks
Leonid
Leonid Volpert
MW 03:17 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
When the unit boots, it prints out the command line it thinks it receives early in the boot sequence. Can you verify that that command line matches what you expect?
Can you capture the boot log and post it here?
-Mike
Michael Williamson
LV 03:08 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: NFS configuration
This is the full list of my u-boot environment variables:
_U-Boot# print__autoload=no
baudrate=115200
bootargs=root=/dev/nfs nfsroot=10.0.0.1:/home/likewise-open/SCHICK_NT/lvolpert/Dev/3D/MityARM-rootfs_kit,nolock rw ip=10.0.0.22:10...
Leonid Volpert
SH 09:50 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Simple example needed
I just thought of another question. Not being familiar with linux, I am wondering what abstraction I might be able to hook into. My device is very simple: there are a number of offsets to which values must be written, and there is one ... Steven Hill
SH 09:33 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Simple example needed
OK, I am probably going to have a lot of questions. To start with:
1. What IDs are available to use for my core?
2. Do you have a walk-through of creating and using a new core?
3. Is it correct to assume that if a new core is added th...
Steven Hill
MW 07:44 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Simple example needed
Hi Steven,
My understanding is that you have your own FPGA IP and want to control it (including catching an interrupt) from a linux user space application. Linux (and most non-RT OS's) doesn't really provide a direct way to do this. ...
Michael Williamson
MW 07:12 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: shared memory in the DSP Helloworld example
Hello Vinod,
The memory allocated is in the OMAP external DDR2 memory, and is actually in the DSPLINK POOL segment in the DSPBIOS/DSPLINK memory map. When you print out a pointer address in a linux user space allocation, you are prin...
Michael Williamson
VG 06:49 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: shared memory in the DSP Helloworld example
hi,
Where does the memory allocated by GetBuffer() reside? Is it in the external RAM or OMAP's internal memory? For my application I just want to make sure that the memory allocated is from the external RAM.
I tried displaying the ad...
Vinod Ganesh

07/10/2013

SP 07:16 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: flash and boot utils
Hi Mike,
We are using the serial flash tool to replace the preprogrammed U-Boot with an own SysBios based loader application.
In order to minimize human interaction, we plan to control the Reset and Boot pins via RS232 control signals ...
Stéphane Peter
MW 07:01 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: flash and boot utils
Hello,
Are you using the serial flash tool instead of u-Boot to program application images?
Are you rebuilding the tool to add or alter functionality?
We weren't planning a near term migration of the tool, as we normally only us...
Michael Williamson
SP 03:28 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: flash and boot utils
Hello,
I rebuilt the SPI serial flash tool (sfh_OMAP-L138.exe) from the MDK_2013_05_15 sources. Therefor I changed the cross compiler location (I’m working with Cygwin under windows) such as make finished without errors or warnings. B...
Stéphane Peter

07/09/2013

CB 10:46 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: MItyDSP L138-FI-236-RL Industrial IO Board 80-000268RI-2 rev. B, wont reset and no output on serial port.
Hi,
I am using a nondescript USB to RS232 cable, dmesg tells me its a FTDI USB-RS232 cable, with a FT232RL onboard.
Chris.
Christopher Brunson
TI 09:55 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: MItyDSP L138-FI-236-RL Industrial IO Board 80-000268RI-2 rev. B, wont reset and no output on serial port.
Chris,
Glad to hear of your success... if you don't mind, can you detail your setup a bit. Are you using a USB serial adapter (if so which one) or a serial port on your PC motherboard or pci card?
It sounds like the serial port you are...
Tim Iskander
CB 09:50 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: MItyDSP L138-FI-236-RL Industrial IO Board 80-000268RI-2 rev. B, wont reset and no output on serial port.
Hi,
I finally got it working by directly connecting the serial port to the board.
Thanks for the help,
Chris.
Christopher Brunson
CB 09:15 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: MItyDSP L138-FI-236-RL Industrial IO Board 80-000268RI-2 rev. B, wont reset and no output on serial port.
Hi,
Swapping up the cables sees to make no difference, and if I plug in my work PC into the supplied cross over cable I get an IP.
Thanks,
Chris.
Christopher Brunson
 

Also available in: Atom